Lo sentimos, la oferta no está disponible,
pero puedes realizar una nueva búsqueda o explorar ofertas similares:

Empalmador

HABILITR ENLACES DE FIBRA OPTICA VERIFICACIÓN DE LOS ENLACES DE FIBRA OPTICA LIDERAR LA CUADRILLA EN LOS PROYECTOS DE FIBRA OPTICA INSTALACIÓN DE EQUIPOS ODF...


Grupo Syntepro - San José

Publicado a month ago

Mecanico Para Equipo Pesado

Técnico medio Mecánica pesada. Experiência de 3 a 5 años trabajando en mecánica pesada. Experiência en camiones Cummins, Detroit, Mercedes y similares. De...


Reconstructora Nacional De Cabezotes - San José

Publicado a month ago

Auxiliar Vindi Pozos Sur

Reabastecer, limpiar, acomodar y rotar la mercadería en las góndolas y de las urnas, controlar las fechas de vencimiento y velar por la limpieza tanto del ár...


Auto Mercado - San José

Publicado a month ago

Observability Engineer, Corporate Infrastructure

Splunk is here to build a safer and more resilient digital world. The world's leading enterprises use our unified security and observability platform to keep...


Splunk - San José

Publicado a month ago

Ip Design Verification Engineer

Detalles de la oferta

**Qualifications**:** Minimum Qualifications**:

- 0-2 years of relevant logic design/pre-silicon verification experience with multiple project cycles.
- Advanced English level
- Costa Rican unrestricted work permit.
- 0-2 years of logic design/pre-silicon verification experience with various tools and methodologies including but not limited to:
System Verilog

RTL simulators

Testbench development

Work experience with system Verilog or OVM or UVM or Object-Oriented Programming (OOP)

VLSI or Structural and Physical design flow/methodology experience.
**Preferred Qualifications**:
RTL model build

Power-aware simulation

Coverage-based random constraint simulation

Capable in developing testplans, tests and verification environment based on High Level Architecture specifications.

Power management, IOSF, AHB, PCI express or any industry standard BUS protocol experience a plus

OVM / UVM

Scripting (Python/Perl/Shell)

Interactive debugger

**Inside this Business Group**:
In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel's products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore's Law and groundbreaking innovations. DEG is Intel's engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

**Posting Statement**:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

**Benefits**:
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

**Working Model**:
This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. **In certain circumstances the work model may change to accommodate business needs.**
JobType

Hybrid


Salario Nominal: A convenir

Fuente: Whatjobs_Ppc

Requisitos

Built at: 2024-12-26T13:12:36.100Z